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We present optically and electrically tunable conductance modifications of a site-controlled quan-
tum dot memristor. The conductance of the device is tuned by electron localization on a quantum
dot. The control of the conductance with voltage and low power light pulses enables applications in
neuromorphic and arithmetic computing. As in neural networks, applying pre- and post-synaptic
voltage pulses to the memristor allows to increase (potentiation) or decrease (depression) the con-
ductance by tuning the time difference between the electrical pulses. Exploiting state-dependent
thresholds for potentiation and depression, we were able to demonstrate a memory-dependent in-
duction of learning. The discharging of the quantum dot can further be induced by low power light
pulses in the nW-range. In combination with the state-dependent threshold voltage for discharging,
this enables applications as generic building blocks to perform arithmetic operations in bases rang-
ing from binary to decimal with low power optical excitation. Our findings allow the realization
of optoelectronic memristor-based synapses in artificial neural networks with a memory-dependent
induction of learning and enhanced functionality by performing arithmetic operations.
PACS numbers: 73.23.-b, 73.40.Gk, 84.35.+i, 87.19.lv
I. INTRODUCTION
In the human brain the interconnection of neurons via
synapses results in a massively parallel computational
network [1]. Synapses, the connections between neurons,
are constantly formed or eliminated [2, 3] and learning
is associated with the modification of their strength that
regulates the transmission of action potentials [4]. This
modification is controlled by the superposition of action
potentials generated by pre- and post-synaptic neurons.
According to the model of spike-timing-dependent
plasticity (STDP), the relative timing of pre- and post-
synaptic spikes is crucial for dynamic potentiation or
depression [5–8]. In neural networks, neuronal activities
do not necessarily result in changes of synaptic strength,
but also in a varying capability for the induction of
potentiation or depression [9, 10], which ensures intrinsic
convergence of synaptic strength [11]. Recently, STDP
was demonstrated with memristors [12–15] and intercon-
necting memristors with neurons, STDP-based learning
rules can be emulated in self-learning visual cortices [16].
The memory resistance (memristance) of memristors
[17, 18] can originate from different physical mechanisms
such as self-heating, chemical reactions, ionic transfer,
spin polarization or phase transitions [19]. In addition,
a memristive operation mode was observed for floating
gate transistors wired as diode connected transistors
[20, 21]. Floating gate transistors are non-volatile
memories based on field-effect transistors that store in-
formation by means of localized charge on an additional
gate located between the channel and the control gate
[22, 23]. Silicon-based floating gate transistors are used
in commercially available non-volatile flash memory
devices such as USB memory sticks and solid state hard
drives. Current Si-based devices with feature sizes of
20 nm show room temperature retention times of more
than ten years, and write and access times of about
1 µs and 10 ns, respectively [24]. Novel approaches
in the design of these memory devices e.g., a three
dimensional layout similar to the Tri-gate transistor,
further tend to push their feature size limits and thus
aims to keep track with Moore’s law [25]. However,
silicon is an indirect band gap semiconductor, which
makes it impracticable for optical applications. Thus
device concepts based on low dimensional direct bandgap
semiconductors are especially appealing for an optical
and electrical control of charge or spin states. Here
quantum dot structures based on III-V-semiconductor
materials with their atom-like energetic structure in
combination with a direct band gap enable optoelec-
tronic applications such as lasers [26], single photon
sources [27], entangled-light-emitting diodes [28], spin
memories [29, 30] and floating gate transistors [31].
Realizing STDP on a state-of-the-art opto-electronic
semiconductor platform would thus allow the re-
alization of electro-photo-sensitive artificial synapses
and brain-inspired computing with optical interconnects.
Here we present an electro-photo-sensitive memristor
suitable for neuromorphic and arithmetic computing.
The conductance of the device emerges from different
amounts of quantum dot (QD) localized charges which
can be controlled and altered by electrical and low
power optical pulses. Applying nature-inspired voltage
pulses to emulate the action potentials of pre- and
post-synaptic neurons, the conductance of the device is
raised (potentiation) or lowered (depression) by changing
the time difference between the onsets of the pulses. We
2further observe a dependence of the conductance change
on the initial state, which was set by the past biasing
procedure. Thus previous input pulses are memorized
and the capability for the induction of learning changes
accordingly. Finally, we demonstrate an optical control
of the memristance. Combining the optical tunability
with the state-dependent threshold for potentiation,
the device is a basic component for the realization of
arithmetic operations with low power optical pulses.
II. DEVICE LAYOUT
Fig. 1(a) shows a scheme of the device, which is based
on a GaAs/AlGaAs heterostructure with precisely posi-
tioned InAs QDs (highlighted in green). The fabrication
process is described in detail in Ref. [32]. The memris-
tive operation is realized by short-circuiting the source
with the gate contacts (see Fig. 1(b))[20, 21]. This wiring
scheme is known as diode connected transistor and can
for example be used as temperature sensor [33]. In our
case the transistor is a quantum dot floating gate transis-
tor. In analogy to synapses in neural networks, where the
plasticity is controlled by the action potentials of pre- and
post-synaptic neurons, we apply two independent voltage
pulses labelled as pre- and post-synaptic pulses to the two
terminals of the device. The voltages Vpr and Vpo are ap-
plied to the source and drain contacts, respectively (see
Fig. 1(b)). The current I was measured as voltage drop
across a resistor with R = 1 MΩ in series to the channel.
All measurements were conducted at 4.2 K.
III. MEMRISTOR CHARACTERISTICS
Fig. 1(c) depicts the current-voltage-characteristic of
the device. A closed voltage sweep of the voltage ap-
plied to the source and gate contacts between −3.8 and
4.6 V shows a pinched hysteresis loop, the fingerprint of
memristors [34]. The low and high conductance values
between−1 and 1 V are explained by different amounts of
QD-localized electrons n with more charges correspond-
ing to the smaller conductance. Vth is the width of the
plateau with almost zero conductance and is linear de-
pendent on the amount of localized electrons [21]. The
QD becomes charged for voltages below Vc ≈ −1.9 V
(∆n > 0) and discharged above Vd ≈ 4.4 V (∆n < 0). In
Fig. 1(c), Vc and Vd are highlighted with the red vertical
lines. Hence the conductance of the device is altered by
changing the amount of QD-localized charges which de-
pends sensitively on the time and the voltage value spent
above the discharging or below the charging voltage.
The pinched hysteresis loop can be analysed by the
width Vth of the plateau with almost zero conductance
[21]. Fig. 1(d) displays the discharging voltage in de-
pendence on Vth. Vth was increased by reducing the
minimum bias voltage during the voltage sweep cycle in
Fig. 1(c). Lower minimum voltages lead to more local-
ized electrons and enhanced Vth [21]. A linear increase
of Vd is observed for raising Vth. Strukov et al. ex-
plained the dependency of the threshold voltage on the
state of the memristor with non-linearities in ion move-
ments [35]. Here we describe the shift of the discharg-
ing voltage by means of a charge-dependent gate effi-
ciency. Charging the QD with electrons lowers the gate-
channel-capacitance. The quantum dot charge depen-
dent gate-channel-capacitance emerges from the deple-
tion of the channel via localized electrons on the quantum
dot which effectively leads to a variable effective gate-
channel distance with different charge accumulation in-
terfaces. Thus discharging the QD leads to larger capac-
itances. Controlling the amount of localized charge with
the lateral gates, a hysteresis in the capacitance-voltage-
curve is evident, which is the fingerprint of memcapaci-
tors [19, 36]. For reduced capacitances, larger absolute
gate voltages are required to shift the potentials of the
QD and the two-dimensional electron gas by the same
energy. Thus the charging and discharging voltages are
reduced and increased, respectively.
For excitation with constant parameters (voltage
range, sweep time), the pinched hysteresis loop as well
as the threshold voltages Vd and Vc are highly reliable
-4 -3 -2 -1 0 1 2 3 4 5
-2
-1
0
1
2
3 Vpo = 0 V
Vth
Vd
I
(µ
A
)
Vpr (V)
Vc
0 1 2 3
3.0
3.5
4.0
4.5
V
d
(V
)
Vth (V)
(a)
(c)
(b) Vpr
Vpo
R
(d)
FIG. 1. (a) Scheme of the memristor. The positions of the
QDs are highlighted in green. (b) Circuit diagram of the
memristor. Vpr is applied to the top contact of the wire and
the lateral gates. Vpo is applied to the bottom contact of the
wire. (c) Current-voltage-characteristic of the device. Vc and
Vd are the threshold voltages for charging and discharging,
respectively. (d) Linear dependency between the discharging
voltage and Vth.
3even after many voltage and temperature cycles with
small deviations in the threshold voltages for charging
and discharging in the order of 50 mV. The energy bar-
rier height surrounding the floating gate, around 0.4 eV
for the presented device, is significant lower compared
to silicon-based floating gate transistors (3.2 eV) which
leads to small retention times of several days at 4.2 K
and stable pinched hysteresis loops up to temperatures of
about 165 K [21]. Room temperature operation may be
possible by tuning the material composition of the III-V
compound semiconductors representing the QD and the
surrounding matrix [31]. On the other hand, the reduced
barrier height enables faster write and erase times and
smaller operation voltages. A particular advantage of
III-V-semiconductor-based compared to Si-based float-
ing gate devices is the tunability of the energy barrier
by changing the material composition. This may enable
the realization of fast write times and room temperature
retention times comparable to Si-based devices [31].
IV. SPIKE-TIMING-DEPENDENT PLASTICITY
Two function generators were used to emulate the volt-
age pulses in Fig. 2(a), that were applied to the two ter-
minals of the device (see Fig. 1(b)). The general shape
of the pulses was chosen to mimic an action potential
measured in the axon of a squid [37]. Simple rectangular
pulses are not used, because they only enable to either
emulate potentiation or depression with a single set of
pulses [21]. However, the transition from potentiation to
depression solely triggered by the timing of the pulses is
essential to mimic STDP and requires pulse shapes with
positive and negative amplitudes. These pulse shapes
allow to change the voltage difference across the memris-
tor from negative to positive by inverting the temporal
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FIG. 2. (a) Scheme of pulse trains for negative (left) and pos-
itive (right) time differences ∆t. The different voltages were
applied to the two terminals of the memristor. Depending
on ∆t, Vpr − Vpo can exceed Vc and Vd (highlighted in red in
(b)). The time intervals in the charging and discharging re-
gions versus ∆t are shown schematically in (c). For positive
and negative time differences, the QD is discharged (green
area) and charged (yellow area), respectively.
order of the two pulses. Thus charging or discharging
of the QD can be induced depending on the order of the
pulses. Because of the asymmetric charging and discharg-
ing voltages of the device, at least one pulse needs to be
asymmetric. Thus we used amplitudes of (+4.2,−3.1)
and (+2.0,−2.0) V for Vpr and Vpo, respectively. The
pulse widths were 10 ms. The time difference ∆t be-
tween the pulses is the crucial parameter of STDP. Here,
the post-synaptic pulse is applied after the pre-synaptic
pulse for positive time differences and vice versa.
For the present device, the performance is mainly gov-
erned by the voltage difference Vpr − Vpo between the
two terminals. Depending on ∆t, the temporal voltage
difference can exceed the threshold voltages for charging
and discharging (see red highlighted areas in Fig. 2(b))
for their respective times Tc and Td. These time inter-
vals depend on ∆t, i.e. Tc(∆t) and Td(∆t), as sketched
in Fig. 2(c). For simple rectangular pulses, either Tc or
Td would be zero and independent on ∆t. Thus tun-
ing the time difference does not allow the observation
of a transition from depression to potentiation. For the
pulses in Fig. 2(a), the dominant processes are charg-
ing (highlighted in yellow) for negative and discharging
(highlighted in green) for positive time differences. The
time dependent tunneling from the two-dimensional elec-
tron gas to the QD (charging) and from the QD to the
two-dimensional electron gas (discharging) can be de-
scribed by a capacitor model [38]. The dependency of
n on Tc and Td is given by
n(∆t) = n0 + n+
{
1− exp
[
−Tc(∆t)
τc
]}
−n
−
{
1− exp
[
−Td(∆t)
τd
]}
. (1)
n0 is the initial amount of QD-localized charges. The
second and third term of equation (1) represent charg-
ing and discharging characteristics with time constants
τc and τd, respectively. n+ and n- are constants that
represent the total amount of transferred charges.
Fig. 3(a) shows the conductance of the memristor ver-
sus the number of applied pulses N for different ∆t.
Here, one pulse is defined as pair of the pulses depicted
in Fig. 2(a). Ten consecutive pulses were applied for
constant time differences. Each pulse is followed by a
read-out pulse with amplitude 2.8 V and width 5 ms to
determine the conductance G. For large time differences
(±5.3 ms), the conductance remains almost unaltered up
to ten pulses. Smaller time differences lead to an in-
crease and decrease of the conductance with N for +0.7
and −0.7 ms, respectively. These observations are due to
changes in the voltage difference across the memristor as
a function of ∆t. Varying time differences lead to differ-
ent time intervals Tc(∆t) and Td(∆t). For ∆t = ±5.3 ms,
they are almost zero and thus Td/τd ≈ 0 and Tc/τc ≈ 0.
Consequently the amount of QD-localized charges in
equation (1) remains unaltered with n(∆t) ≈ n0 and
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FIG. 3. (a) Conductance versus number of applied pulses
for different ∆t. G remains almost unaltered for large time
differences (∆t = ±5.3 ms), but decreases and increases for
∆t = −0.7 and +0.7 ms, respectively. (b) Relative conduc-
tance change versus ∆t. In the interval of ∆t = ±4 ms, ∆G
can be tuned efficiently and either depressed or potentiated
depending on the sign of ∆t.
∆n ≈ 0. For ∆t = ±0.7 ms, the temporal signal exceeds
the threshold voltages for times Tc and Td greater than
zero (see Fig. 2(c)). For negative ∆t, the charging dom-
inates over the discharging process with Tc/τc > Td/τd,
and the QD becomes charged with additional electrons
(see equation (1)). Discharging the QD dominates for
positive time differences.
To explain the influence of the amount of QD-localized
charges on the conductance, we use the current-voltage-
characteristic of a floating gate transistor
I = β (Vg − Vtu)Vb − β
V 2b
2
(2)
with Vg and Vb being the gate and bias voltages, respec-
tively, Vtu the threshold voltage and β the transconduc-
tance [20]. Charging the floating gate (here: QD) with
electrons shifts Vtu of the nearby transistor with Vtu =
ne/C (e: elementary charge, C: QD-gate-capacitance)
towards larger values [39]. Additionally the carrier den-
sity and the conductance of the transistor are reduced
for larger n [40]. In the memristive operation mode we
have Vg = Vpr and Vb ≤ Vpr. Hence the second term in
equation (2) can be neglected. With Vtu = ne/C it fol-
lows that the conductance G = I/Vb ∝ ne/C is linearly
dependent on the amount of QD-localized charges which
in turn can be altered by the times spent in the charging
and discharging regions (see equation (1)). Applying N
consecutive pulses, the conductance change is
GN (∆t)−G0 ∝ −n+
{
1− exp
[
−NTc(∆t)
τc
]}
+n
−
{
1− exp
[
−NTd(∆t)
τd
]}
. (3)
G0 is the initial conductance and GN is the conduc-
tance after applying N pulses. For negative and posi-
tive time differences we have Tc(∆t)/τc > Td(∆t)/τd and
Tc(∆t)/τc < Td(∆t)/τd, respectively. Thus for a given
time difference, one term is negligible leading to the ex-
ponential decline of GN −G0 for ∆t = −0.7 ms and the
exponential increase for ∆t = +0.7 ms (see Fig. 3(a)).
Fig. 3(b) shows the relative conductance change after
a single pulse ∆G = (G1 − G0)/G0 versus ∆t. For each
measurement, G0 was set to 0.8 µS prior to the first pulse
(see Fig. 3(a)). The relative conductance change depends
exponentially on the time difference and can be tuned ef-
ficiently within a time interval of about 4 ms. Thus the
relative conductance change is zero for large magnitudes
of the time difference. The experimental data for positive
and negative time differences can be fitted with single ex-
ponential fit functions A · exp(∆t/τ) (see equation (3)).
The parameters are A = 130 % and τ = −0.4 ms for
positive and A = 175 % and τ = 1.6 ms for negative
time differences. The different time constants for charg-
ing and discharging (see Ref. [38]) result in a broader
time window for depression than for potentiation.
V. STATE-DEPENDENT PLASTICITY
The conductance change of the memristor depends not
only on the timing of the voltage pulses, but also on
the initial conductance value G0 as shown in Fig. 4.
Figs. 4(a) and (b) illustrate the conductance versus N
for various G0 and time differences of +0.9 and −1.1 ms,
respectively. The amplitudes of the voltage pulses were
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FIG. 4. (a)G versusN for different initial conductance values
G0 and time difference of +0.9. (b) Conductance versus pulse
number for different G0 and ∆t = −1.1 ms. (c) G1 −G0 for
potentiation (∆t = +0.9 ms) and depression (∆t = 1.1 ms).
G1 −G0 decreases linearly for depression and shows a maxi-
mum for potentiation. (d) Relative conductance change ver-
sus G0. ∆G is independent on G0 for depression but can be
modified over a large range for potentiation.
5(+4.2,−2.8) V for Vpr and (+2.0,−2.0) V for Vpo. Again,
the conductance increases and decreases for positive and
negative time differences, respectively. Consequently, the
conductance change after one pulse G1 − G0 versus G0
is positive (potentiation) for ∆t = +0.9 ms and negative
(depression) for ∆t = −1.1 ms (see Fig. 4(c)). While
G1−G0 decreases linearly for depression, it shows a non-
linear response with a maximum at 1 µS for potentiation.
The initial conductance corresponds to an initial amount
of QD-localized charges n0 and thus controls the thresh-
old voltages for charging and discharging (as shown in
Fig. 1(d) for Vd). For decreasing n0 (corresponds to
increasing G0), the discharging voltage is lowered and
the charging voltage is raised linearly because both are
proportional to n0e/C. Thus larger initial conductance
values enhance the times Td and Tc for constant bias
voltages which in turn lead to larger absolute values of
G1−G0 (see equation (3)). The proportionality between
Vc and n0 is directly reflected in the linear G1−G0 (G0)
- curve for a time difference of −1.1 ms. For potenti-
ation, the linear increase is superimposed by a decline,
which originates from the saturation of the conductance
at the maximum value (discharged QD). In equation (3),
n- correspond to the number of electrons that tunnel out
of the QD. This number is limited by n, i.e. n- ≤ n.
For G0 > 1 µS, the number of tunneling electrons equals
n. Consequently, this number is reduced for increasing
G0 which according to equation (3) lowers the absolute
conductance change.
Fig. 4(d) presents the relative conductance change af-
ter a single pulse versus the initial conductance. ∆G is
almost constant and independent on the initial conduc-
tance value for depression, but ranges from 0 to 120 %
for potentiation. Similar findings in hippocampal neu-
rons showed relative changes of synaptic strength (abso-
lute change divided by initial value) that depend on the
initial strength for potentiation but are constant for de-
pression, which is an important stability feature of STDP
models [8, 11]. The reason therefore is that the synaptic
strength triggers post-synaptic activity, and thus a con-
stant relative change for potentiation would cause infinite
synaptic strengths. A dependency of the relative change
on the initial strength prevents this positive feedback
and ensures converging synaptic strengths [11]. With
the relative conductance change dependent on the ini-
tial conductance value, memristor-based synapses thus
allow to prevent the positive feedback in artificial neural
networks, where the pulses are generated intrinsically by
post-synaptic activities, and ensure converging conduc-
tances.
Conductance traces versus N for 200 consecutive pulse
pairs are displayed in Fig. 5(a). In the following, pulse
pairs of pre- and post-synaptic pulses with negative and
positive time differences are labeled as depression and po-
tentiation pulses, respectively. The data in Fig. 5(a) was
measured by applying Nd depression pulses with time
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FIG. 5. (a) Conductance traces for 200 consecutive pulse
pairs with alternating time difference. G is depressed and po-
tentiated depending on the sign of ∆t. The curves represent
Nd = Np = 5, 10 and 20 from top to bottom. (b) Conduc-
tance Gd after Nd depression pulses versus Nd. Gd decreases
exponentially with increasing number of depression pulses.
(c) Conductance traces for 400 consecutive pulse pairs with
Np = 200−Nd. Applying Nd depression pulses requires ∆N
pulses to raise G up to 50 % of the maximum value. ∆N
versus Nd shows an exponential dependency, as displayed in
(d).
difference of −1 ms, followed by Np potentiation pulses
with time difference of +1 ms. The amplitude of Vpr was
raised from 4.2 to 4.5 V to realize large positive conduc-
tance changes. The curves represent Nd = Np = 5, 10
and 20 from top to bottom. Since the conductance can be
decreased for negative and increased for positive time dif-
ferences, it alternates periodically by inverting the tem-
poral order of the pulses. The conductance value Gd
after Nd depression pulses (before potentiation) shows
an exponential decay versus Nd, as shown in Fig. 5(b).
The dashed line represents the exponential fit function
according to equation (3). The conductance reduction
per pulse is lowered for larger Nd and thus many pulses
are necessary to reduce Gd to zero. Information learned
by previous potentiation is stored for a long time be-
cause of the intrinsic non-volatile memory functionality
of memristors. The storage capability enables long-term
storage (several days at 4.2 K for the present device) of
conductance values even for zero bias, which is advan-
tageous compared to simple RC circuits that also show
exponential conductance reductions.
Conductance traces for different numbers of depression
6and potentiation pulses Np = 200 − Nd are presented
in Fig. 5(c) for 400 consecutive pulse pairs. The num-
ber of potentiation pulses ∆N to raise the conductance
up to 50 % of the maximum value increases for larger
Nd (lower Gd). The exponential increase of ∆N ver-
sus Nd in Fig. 5(d) can be explained bearing in mind
that the application of more depression pulses leads to
an enhanced amount of QD-localized charges. Thus the
threshold voltage for discharging shifts towards larger
values (see Fig. 1(d)) and the time interval Td for the
consecutive potentiation is lowered. According to equa-
tion (3), more pulses are needed to compensate the re-
duction of Td. This explains the exponential ∆N − Nd
dependence as shown in Fig. 5(d). A correlation between
the thresholds for potentiation and depression on the ini-
tial synaptic strength (here G0) was also observed in the
goldfish Mauthner cell [41]. Our findings of the ∆N−Nd-
dependence enables the implementation of a memory-
dependent induction of learning. Here, the number of
depression pulses controls the strength before potentia-
tion is induced by learning. The increase of ∆N for large
Nd (small initial strengths) implies that potentiation and
thus learning is more effective for larger initial strengths,
which corresponds to the memory of previous learning
processes.
VI. OPTICAL CONDUCTANCE-CONTROL
So far, the presented results may be reproducible with
Si-based floating gate transistors with advantages of re-
duced dimensionality, room temperature operation and
CMOS compatibility [24]. The presented device is based
on a GaAs/AlGaAs heterostructure and it is thus fully
compatible with other III-V based and state-of the art
optoelectronic semiconductor devices. Due to its direct
band gap, the material offers better absorption coeffi-
cients compared to similar silicon based device realiza-
tions and hence allow to control the memristance by elec-
trical and low power optical pulses as shown in Figs. 6
and 7. For the optical excitation, a red light emitting
diode (LED) with wavelength λ = 632 nm was placed be-
side the device. The LED illuminates the whole device as
illustrated in Fig. 6(a). No (shadow) masks with tunable
transmission or microscope objectives were used to focus
the light, which would be essential to control single de-
vices in a network. The reported light powers correspond
to the full LED emission power and are hence an upper
limit of the light power that influences the device op-
eration. Fig. 6(b) depicts current-voltage-characteristics
under cw-illumination. The LED was operated below
the threshold voltage with output powers below 1 nW
(detection limit of our photosensor). For a current of
10 µA, the excitation power equals 1 nW. For increasing
LED currents and hence light powers, the width of the
plateau with almost zero conductance around zero bias
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FIG. 6. (a) For optical excitation, the red LED was
placed beside the device and illuminates the whole sample.
(b) Current-voltage-characteristics under cw-illumination
with light powers below 1 nW. The vertical red lines indi-
cate the charging and discharging voltages for a LED current
of 0.035 µA.
and therefore the amount of localized charges decreases.
Thus the QD can be discharged optically. We explain the
optically activated discharging by intra-band absorption,
which depopulates the quantum dot when an electric field
is present.[42]
Fig. 7(a) shows the conductance of the memristor
versus number of excited light pulses. Instead of cw-
illumination as in Fig. 6(b), the memristor was excited
with pulses with widths of 10 µs and different light pow-
ers. Before the measurement (N = 0), the QD was
charged and thus the conductance is low. For a light
power of 1700 nW, the conductance starts to increase af-
ter 140 pulses and saturates at 3.5 µS after 2000 pulses.
For decreasing light power, more pulses are required to
raise the conductance above zero. The conductance re-
mains unaltered for 2000 pulses with a power of 3 nW and
below. Because the amount of transferred electrons is
controlled by the width and the power of the light pulses,
i.e. the number of incoming photons, larger excitation
powers enables discharging with shorter light pulses. In
Ref. [43], photo-induced charging of the QD in a similar
structure was demonstrated with light in the telecommu-
nication range. Thus we believe that the presented device
allows bi-directional, light-induced conductance changes.
VII. ARITHMETIC COMPUTING
The device with its optical control of the QD local-
ized charge and state-dependent threshold voltage for
discharging is a basic component to perform arithmetic
operations with optical pulses. Fig. 7(b) displays the
conductance versus pulse number for optical and electri-
cal excitation. We excited the memristor with 10 con-
secutive light pulses with a light power of 1 nW and a
width of 10 ms (see Fig. 7(c) for time trace of the ap-
plied pulses). Each optical pulse (green) is followed by
an electrical pulse (blue) with an amplitude of 4.46 V
and a width of 10 ms. After each pulse pair, we deter-
7mined the conductance of the memristor by applying a
read-out pulse with amplitude 1.3 V. Before the measure-
ment (N = 0 in Fig. 7(b)), the QD was charged by an
initializing pulse with an amplitude of −3.8 V and thus
the conductance is small. Applying only electrical pulses
(switched off LED), the conductance remains almost un-
altered up to ten pulses. Because the discharging voltage
is larger than the amplitude of 4.46 V, the QD is not com-
pletely discharged and the conductance is not affected.
For electrical and optical excitation, the conductance is
raised successively. Each light pulse partially discharges
the QD and thus enhances the conductance and reduces
the discharging voltage (see Fig. 1(d)). After the 9th
pulse, the discharging voltage is smaller than the electri-
cal pulse amplitude of 4.46 V and the QD becomes fully
discharged. A steep increase of the conductance occurs,
as shown in Fig. 7(b). With the well pronounced conduc-
tance enhancement after the 9th pulse, the memristor is
suitable for basic arithmetic operations as counting or
adding in base 10. From 1 to 9 pulses, the conductance
increases from 0.09 µS to 1.16 µS and for the tenth pulse
a sudden raise of the conductance to 2.2 µS is observed.
An addition can be performed by applying specific num-
bers of optical pulses that represent the addends. Multi-
digit operations are required if the sum of the addition
exceeds the base and can be realized by combining sev-
eral memristors and reset circuits to a network [44]. The
reset circuits set the state variable to the initial value (re-
set to zero) and additionally provide the carry signal for
the next significant bit. After the operation, the conduc-
tance corresponds to a certain pulse number, which is the
result of the addition. In analogy to the implementations
in Ref. [45], subtraction, multiplication and division can
be performed. The large conductance enhancement af-
ter the tenth pulse is only possible because of the state-
dependent threshold voltage for discharging and allows
to trigger the reset with high accuracy and low impact
of undesirable readout noise. For practical applications,
this well-defined conductance state for a discharged QD
triggers the release of an initialization pulse, which can
be employed by additional circuitry (on-chip fabrication
of comparator). In analogy to synapses in neural net-
works, the memristor combines processing of informa-
tion and memory. The result of the arithmetic operation
is stored as conductance of the memristor. Similar re-
sults have been reported for phase change materials with
much larger excitation powers [45]. Here, the direct band
gap leads to high absorption coefficients and the device
structure with a single QD controlling the memristance
allows to tune the conductance state by absorbing only
a low number of photons. The optical control of the QD
charge thus employs an efficient and low power possibility
for arithmetic operations of light pulses.
Fig. 8(a) depicts the conductance versus number of
applied light pulses with power of 1 nW and different
widths of 3.1, 4.4 and 5.6 ms. The initializing pulse was
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FIG. 7. (a) Conductance versus number of optical pulses with
different light powers. (b) Conductance traces for 10 consec-
utive electrical pulses (LED: off) and pulse pairs of electrical
and optical pulses (LED: on). (c) Schematic time trace of the
applied electrical (blue) and optical (green) pulses.
lowered to −4.0 V and the electrical pulses raised to 1.5
(read-out) and 5.0 V. For a width of 3.1 ms, the conduc-
tance increases above 2.5 µS for the tenth pulse. Raising
the width to 4.4 and 5.6 ms, only 8 and 6 pulses are
required to discharge the QD, respectively. The color
plot in Fig. 8(b) shows that the number of pulses re-
quired to discharge the QD can be tuned from one to ten
and thus arithmetic operations from binary to decimal
bases are possible. The large width of the light pulses
(in the order of ms) was chosen to be comparable to the
width of the electrical pulses. Arithmetic operations were
also demonstrated in Ref. [46] with an opto-electronic
resistive switching memory. However, light pulses with
widths of seconds were used and a linear dependency be-
tween the current of the device and the pulse number
was shown. Here, the non-linear increase of the conduc-
tance allows to clearly distinguish the states after the 9th
and 10th pulse for base-10 operations. In addition, the
base can be controlled by the width of the light pulses.
This is especially beneficial to perform divisions in anal-
ogy to Ref. [45], where the number of pulses until a
given threshold is exceeded has to be equal to the divi-
sor. Thus our device is advantageous, because it allows
to tune the number of pulses that are required to exceed
the threshold solely by the width of the optical pulses.
VIII. CONCLUSION
In summary, we presented an electro-photo-sensitive
memristor suitable for neuromorphic and arithmetic
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FIG. 8. (a) Conductance versus pulse number for widths of
3.1, 4.4 and 5.6 ms. (b) Color plot of the conductance versus
number of electrical and optical pulse pairs. The conductance
is shown for different widths of the optical pulses.
computing. Similar to synaptic strength in neural net-
works, the conductance is controlled by the time differ-
ence of incoming voltage pulses. In addition, the thresh-
old voltages to switch the conductance of the device
were shown to be state-dependent, which emerges from
the interplay of a memristance with a memcapacitance.
In contrast to other realizations of memristors, [47–49]
memristance and memcapacitance switching of the pre-
sented device are observed between different terminals.
The memristance is measured in the two-terminal geom-
etry and the memcapacitance between the lateral gates
and the wire. Thus the state of the device controls the
charging and discharging voltages via the gate-channel-
capacitance (intrinsic feedback). This may enable the
implementation of memory-dependent induction of learn-
ing or the realization of counters and integrate-and-fire
neurons. Here we exploited the feedback to show the ca-
pability of performing arithmetic operations in different
bases with clearly distinguishable reset states.
The large pulse widths of several ms and low operation
temperature prevent immediate application of the pre-
sented device in artificial neural networks. The maximum
operation temperature of the device may be enhanced to
room temperature by tuning the material composition of
the quantum dots and the surrounding matrix [31, 50].
The widths of the pulses can be reduced by increasing the
amplitude and power of the electrical and optical pulses,
respectively. Write times of 6 ns have been already re-
ported for InAs quantum dots in a GaAs matrix [51]. The
presented results demonstrate the capability of emulating
synaptic functionalities in combination with performing
basic arithmetic operations in different bases and may
trigger future research regarding the material composi-
tion to enhance the maximum operation temperature.
With operation at room temperature, the device may be
employed in memristor-based non-von Neumann archi-
tectures to implement brain-inspired computing with a
memory-dependent induction of learning.
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